Abstract: An efficient VLSI architecture of 1-D DWT based on lifting scheme is proposed for high speed applications. Multipliers are difficult to fabricate on chip and occupy more area. The paper ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results